# KANDULA SRINIVASA REDDY MEMORIAL COLLEGE OF ENGINEERING (AUTONOMOUS)

#### KADAPA-516003. AP

(Approved by AICTE, Affiliated to JNTUA, Ananthapuramu, Accredited by NAAC)

(An ISO 9001-2008 Certified Institution)

### DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING



### VALUE ADDED COURSE

ON

### "DESIGN OF VLSI SUBSYSTEMS"

Resource Person: Dr. M Madhusudhan Reddy, Associate Professor, Dept. of ECE, KSRMCE

Resource Person: Smt. K. Divya Lakshmi, Assistant Professor, Dept. of ECE, KSRMCE

Course Coordinator: Dr. M Madhusudhan Reddy, Associate Professor, Dept. of ECE, KSRMCE


Course Coordinator: P. Subbarayudu, Assistant Professor, Dept. of ECE, KSRMCE

Duration: 01/05/2024 to 22/06/2024



(UGC-AUTONOMOUS)

Kadapa, Andhra Pradesh, India-516 005



An ISO 14001:2004 & 9001: 2015 Certified Institution



Lr./KSRMCE/ECE/2023-24/

Date:25-04-2024

To The Principal, KSRMCE, Kadapa.

Respected Sir,

Sub: Permission to Conduct Value added Course on "Design of VLSI Subsystems" 01/05/2024 to 22/06/2024-Req- Reg.

The Department of Electronics and Communication Engineering is planning to offer a Value-Added Course on "Design of VLSI Subsystems" to VI Sem ECE B.Tech. students. The course will be conducted from 01/05/2024 to 22/06/2024. In this regard, I kindly request you to grant permission to conduct Value Added Course.

Thanking you sir,

Sowanded to the Principal son

(Dr.M.MadhusudhanReddy, Assoc.Professor in ECED)

/ksrmce.ac.in

12emilled V.S. S. Muly 2024



(UGC-AUTONOMOUS)

Kadapa, Andhra Pradesh, India-516 005



An ISO 14001:2004 & 9001: 2015 Certified Institution



Cr./KSRMCE/ECE/2023-24/

Date: 27-04-2024

### Circular

The Department of Electronics & Communication Engineering is offering a Value Added Course on "Design of VLSI Subsystems" from 01/05/2024 to 22/06/2024 to VI Sem ECE B.Tech students. In this regard, interested students are requested to register their names for the Value Added Course with Course Coordinator.

For further information contact Course Coordinator.

Course Coordinator: Sri. P. Subbarayudu, Assist. professor, Dept. of ECE. KSRMCE.

Contact No: 7013375604

HOD

Dept. of ECE

Professor & H.O.D. repartment of E.C.E.

R.S.R.M. College of Engineerin KADAPA - 516 093


Cc to:

**IQAC-KSRMCE** 



(UGC-AUTONOMOUS)

Kadapa, Andhra Pradesh, India-516 005



An ISO 14001:2004 & 9001: 2015 Certified Institution



Date:29/04/24

### DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

### **REGISTRATION FORM**

Value Added Course

On

"Design of VLSI Subsystems" From 01/05/2024 to 22/06/2024

S.No	Full Name	Roll Number	Branch	Semester	Signature
1	V. Bharu vonkata Prakash	2297 SAC422	<b>ECE</b>	VI	V. D. N. Prakash
2	A. Bhanu prakash	2194120407	ECF		A.Bhane
3	D. Naga lakshmi	21941A04B		TU	D. Negoo
4	D. Rathna Siia	2 1941 BOURS	ECE	N	Phele
5	P. Manideep Reddy	219VIA04C7	- FCE	(3)(3)	Attain
6	G. Anjitha	22945 AOUG		E C	CAR
7	G. Sailkonda Reddy	21941 A0444		V	asai
8	C. Haybomor.	21941A0437	ECE	Di /	Asol
9	c. kishotic kumain			T	Kent
10	N. Divakas	21941AOUBO		VI	Notwates
11	k. Mallesh	219Y/A0U83		VI	K. Maller
12	H. D. Wakan Roddy	21971Abuaq	ECE	VI	H-Divako.
13	T. Bhagavi	2191/10/459	GCG	िर	7.86
14	T. Singhe	22945A0418	ECE	TT	7. Sig
15	B. Karthik Reddy	21941 AC413	1 42 1	Ens	SHOOL
16		BUDAIVEIG		5	Kefny
17	. (1	219Y1A0465	ECE	VI	K Jai Alao
18	T. Manikanta	22945A0419	ECE	VI	TMK
19	M. obulamma.	2194/A0496	ECE	VI	M. Elans
20	K. R. Priyanjali	2191110469		VI	Rais
21	B, poornima	21941A0408		VI	Bro
22	p.chandana	श्वावश्वभाव		Vi	P. Chander

/ksrmce.ac.in Follow Us: 🖪 📵 💓 /ksrmceofficial 1

			40.0		
23	K. Praveen	2191A0479	ECE	亚	K. Jeanery:
24	C.V. Vasanth Reddy	2194/AOUSI	ECE	VI	Cecsy
25	C. Renuka	219x12042	ECG	TH	C. Ren
26	G. Ganesh.	21971A044		YI	6
27		21941A0418		VI,	B. Chemiky
28	c. Paran Kalyan.	2194 170423		VI	CNC
29	N. HanismanthReddy	219 Y LAOUAS		IŽ	Hamillo
30	N. Vishnwarodhan Reddy	219 YI AOUBG		VI	whom
31	G. venkata Krishna	2197/A0450		VI	GVho
32	C. Pavikumen	21941A0428		N	CER
33	m. Sai Ram Nalk	219VIAONA		VI.	Bankel
34	Da Harchitag	PHORIVER			The state of the s
35	S. Raliman	व १०९१ मे०पहर		虹	Sterlie
36	P. Devendra	2194   A04DO		TI.	P. Du
37	C1. Premkumar	2194/40446	E-C-E	N	Cr. Prus
38	O. Noveen kumas	21941Auca	ECC	本	O. Naveen Kuma
39	5. Srikanth	2194 A04F		VI.	S. S. Vant.
40	C. Kivan kumor	2194110426		V	C.B.
41	C.V. akhil	2194140U33		M	C.V. AKHIL.
42	S. Manasa	219Y1A04F4		VI	S. manale
43	N. Divalcar	2494100480		Vi	Rjeh
44	B. Karthik Reddy			2	Revo
45	k, Harikrishna Reddy	21941A0461		21	HA
46	M. Mallakarguna	21941A0491		9	AD-
47	P. Vigaya Simhapoasac	A CONTRACTOR OF THE PROPERTY O	1	$\nabla$	X-84
48	P. Satya Narayana	2194140465		(V)	SIA
49	S. V. Nikhil varma	2194 /AOUE1		VI.	SXI
50	S. Srinath	21941A04F3	The second secon	VI	Smith
51	S. Srikanth	21941AO4P7		VI.	sriclauth

2. Coordinator

### Syllabus of Value Added Course

Course Name: Design of VLSI Subsystems

### **Course Objectives:**

- 1. The course focuses more on power estimation, and interconnect aware designs
- 2. Discusses on few power benefits designs.
- 3. Approximate computing datapath subsystem designs will be analyzed along with the design, and error metrics.

### **Course Outcomes:**

- 1. Understand the basic Physics and Modelling of MOSFETs.
- 2. Learn the basics of Fabrication and Layout of CMOS Integrated Circuits.
- Study & analyze the performance of CMOS Inverter circuits based on their operation, working.
- 4. Study the Static CMOS Logic Elements.
- 5. Study the Dynamic Logic Circuit Concepts and CMOS Dynamic Logic Families.

### **UNIT-I** CMOS Transistors and Current model, CMOS Inverter and characteristics

Understanding Silicon, Introduction to NMOS, NMOS Transistor Working, PMOS Transistor, MOS Capacitances, Channel Length modulation index, DC characteristics of Inverter, Transfer characteristics of Inverter, Skewed Inverter, Skewed Inverter and threshold voltage

# <u>UNIT-II</u> Noise Margin and Delay of Inverter & RC Delay

Noise margin characteristics of inverter, Noise margin parameters, Introduction to Delay in CMOS, Transient analysis of CMOS Inverter, RC approximated delay, Switching Resistance, CMOS Inverter approximated to RC Circuit, Elmore delay, Delay of FO4 inverter, Extracting capacitances of 3-Nand gate for delay estimation, Characterizing Delay of NOR gate

### **UNIT-III** Delay optimization & Combinational Circuit Family

Logical effort and Parasitic delay for different gates, Optimizing Gate Size, Optimizing Gate Sizes Example, Introduction to Combinational Circuit and assymetric gates, Assymetric Gates analysis, Assymetric Gates analysis using short-channel current model, Introduction to Skewed

gates, Skewed gates and best P/N ratio, Introduction to Pseudo NMOS, Psudeo NMOS gates, Dynamic Logic and Domino logic

### **UNIT-IV** Stick Diagram & Power

Introduction to Stick Diagram, Stick Diagram for different gates, Applying Eulers path for stick diagram representations, Multiplexer design and layout, Switching Power and Energy Estimation, Activity factor and estimating dynamic power for a combinational circuit design, Analyzing Dynamic Power


### UNIT-V CMOS flip-flop, Adder subsystem design

CMOS Latch and flipflop design.,1-bit Adder design, Adder-Part2, PG architecture - Part1, PG architecture - Part2, Carry Skip Adder, Carry Look Ahead and Carry Increment Adder, Approximate Multipliers - Part 1, Approximate Multipliers - Part 2

### Text Books/Reference Books:

1.N. Weste and D. Harris, CMOS VLSI Design A Circuits and Systems Perspective, 4th edition, Pearson.

2.J M Rabaey, A. Chandrakasan, B. Nikolic, Digital Integrated Circuits A Design Perspective.





(UGC-AUTONOMOUS) Kadapa, Andhra Pradesh, India- 516 003



An ISO 14001:2004 & 9001: 2015 Certified Institution



### **SCHEDULE**

### Department of ELECTRONICS AND COMMUNICATION ENGINEERING

### Value Added Course

On

### "DESIGN OF VLSI SUBSYSTEMS" From 01/05/2024 to 22/06/2024

Date	Timing	Resource Person	Topic to be covered
1/5/24	3 PM to 5 PM	M Madhusudhan Reddy	Understanding Silicon, Introduction to NMOS, NMOS Transistor Working, PMOS Transistor
2/5/24	3 PM to 5 PM	K. Divya Lakshmi	MOS Capacitances, Channel Length modulation index
3/5/24	3 PM to 5 PM	K. Divya Lakshmi	Skewed Inverter, Skewed Inverter and threshold voltage
4/5/24	3 PM to 5 PM	K. Divya Lakshmi	DC characteristics of Inverter, Transfer characteristics of Inverter
6/5/24	3 PM to 5 PM	M Madhusudhan Reddy	Noise margin characteristics of inverter, Noise margin parameters
7/5/24	3 PM to 5 PM	M. Madhusudhan Reddy	Introduction to Delay in CMOS, Transient analysis of CMOS Inverter
8/5/24	3 PM to 5 PM	M Madhusudhan Reddy	RC approximated delay, Switching Resistance, CMOS Inverter approximated to RC Circuit
9/5/24	3 PM to 5 PM	M Madhusudhan Reddy	Elmore delay, Delay of FO4 inverter
10/5/24	3 PM to 5 PM	M Madhusudhan Reddy	Extracting capacitances of 3-Nand gate for delay estimation, Characterizing Delay of NOR gate
5/6/24	3 PM to 5 PM	M Madhusudhan Reddy	Logical effort and Parasitic delay for different gates, Optimizing Gate Size, Optimizing Gate Sizes Example
6/6/24	3 PM to 5 PM	M Madhusudhan Reddy	Introduction to Combinational Circuit and assymetric gates, Assymetric Gates analysis, Assymetric Gates analysis using short-channel current model
7/6/24	3 PM to 5 PM	M Madhusudhan Reddy	Introduction to Skewed gates, Skewed gates

/ksrmce.ac.in Follow Us: 🖪 📵 💓 /ksrmceofficial 1

			and best P/N ratio
10/6/24	3 PM to 5 PM	K. Divya Lakshmi	Introduction to Pseudo NMOS, Psudeo NMOS gates, Dynamic Logic and Domino logic
11/6/24	3 PM to 5 PM	M Madhusudhan Reddy	Introduction to Stick Diagram, Stick Diagram for different gates
12/6/24	3 PM to 5 PM	K. Divya Lakshmi	Applying Eulers path for stick diagram representations, Multiplexer design and layout
13/6/24	3 PM to 5 PM	K. Divya Lakshmi	Switching Power and Energy Estimation, Activity factor and estimating dynamic power for a combinational circuit design, Analyzing Dynamic Power
14/6/24	3 PM to 5 PM	M Madhusudhan Reddy	CMOS Latch and flipflop design
15/6/24	3 PM to 5 PM	K. Divya Lakshmi	1-bit Adder design, Adder-Part2, PG architecture - Part1, PG architecture - Part2
18/6/24	3 PM to 5 PM	K. Divya Lakshmi	Carry Skip Adder, Carry Look Ahead and Carry Increment Adder
19/6/24	3 PM to 5 PM	M Madhusudhan Reddy	Approximate Multipliers - Part 1, Approximate Multipliers - Part 2

Resource Person(s)

Coordinator(s)

Department of E.C.E.



(UGC-AUTONOMOUS) Kadapa, Andhra Pradesh, India– 516 005



An ISO 14001:2004 & 9001: 2015 Certified Institution



### **DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING**

Attendance sheet of Value Added Course on "Design of VLSI Subsystems" From 01/05/2024 to 22/06/2024

S.		e sheet of value At	-7				1	1	1.7,00	1,0	10/	IV	197		10/	11/	12/	13/	14/	15/	18/	19/	20/	21/
NO	Roll No.	Name of the student	1/5 2		3/ <b>5</b>	4/5 8	6/5	7/5 12	8/5	9/5 16		<b>5/6</b>	6/6 22	7/6 24		100000000000000000000000000000000000000		<b>6</b> 32						
1	219Y1A0407	A Bhanu Prakash	A	9	\$	B												A						
2	219Y1A0408	B Poornima	2	4			2		1		•							22						
3	219Y1A0413	B Karthik Reddy		2		12.00	8	Ex 1/2										26						
4	219Y1A0418	B Chinni Krishna	A	2	4	A	A	A	6	8	10	12	14	16	A	18	20	22	A	24	A	26	28	30
5	219Y1A0421	C Vasanth Kumar Reddy	2	4	A	A	6	8	V	163				4			and the same of th	22	-9	120		1		28
6	219Y1A0423	C Pavan Kalyan	A	2	4	6	8					130	11.55					28	1337			100		
7	219Y1A0426	C Kiran Kumar	2	4	6	A				1								26				1		
8	219Y1A0427	C Renuka		,	4					100	1							A		14. 19.	1 18	10.00		
9	219Y1A0428	C Ravikumar	2	4	A	6	8			Separate Sep								24				507		
10	219Y1A0429	C Kishore Kumar	2	A	4	6	8	3.1	A	1			16	18	20	22	A	24	A	26	28	30	32	34
11	219Y1A0432	C Ajay Kumar	A	2	4	6	A	A	8	10	12	14	A	A	16	18	20	22	24	26	28	30	32	34

12	219Y1A0433	C Usuvandla Akhil	2	4	A	6	8	10	A	A	12	14	16	À	18	20	22	24	26.	A	28	A	30	32
13	219Y1A0435	D Srija		2		6	8		1 2				18			1 200		DW	1	01	34.5	1000	10. W	100
14	219Y1A0443	D Naga Lakshmi	2	4	6	8	10		1	100	No	1 0	A					- 1	1			100		100
15	219Y1A0444	G Sai Konda Reddy	A	A	2	4	6	8	l V	13			16	N	17.7	11.		W	N/		15.17	11	17.4	16.7
16	219Y1A0446	G Prem Kumar	2	4	6	(1)	8		A.F.	400		1,1	US			11111	M		14.7	1,1	1		1913	100
17	219Y1A0449	G Ganesh	A	- 2	4	6	8	1 100	1 8	1000	11	11	- 18			2.41	21		100		34	01	2.6	13.7
18	219Y1A0450	G Venkata Krishna	2	4	A	6	8	A	110	1 1/			1		1183	37	1 11	3/3/	310	12	01	0.0	1/	Sam
19	219Y1A0461	K Hari Krishna Reddy	A	2	4	6	8	111					20	167										1.
20	219Y1A0465	K Sai Narasimha	2	4	6	8	lo	A		1 6. 1	1								100					
21	219Y1A0469	K Radha Priyanjali	A	A	2/	4	6	250		1/4			-14			1	-	Jika I				1		
22	219Y1A0479	Kunduru Praveen	2	A	4	6	8	10	A	12	14	16	18	A	A	A	A	A	20	22	24	26	28	3c
23	219Y1A0481	K Sindhu Priya	A	2	4	6	8	10	A	(2	14	16	A	18	20	2)	24	26	28	30	32	34	36	38
24	219Y1A0483	K Mallesh	2	4	6	8		10	100													1		
25	219Y1A0496	M Obulamma	A	2	4	b				,	MAN F		18											
26	219Y1A0495	M. Mallikarjuna	2	4	A	6	8	10	12	A	14	16	A	-18-	10	22	24	26	A	-28	3t	A	32	84
27	219Y1A0499	M Diwakar Reddy	A	2	Ψ	6	8						18									11-16		
28	219Y1A04A0	M Sai Ram Naik	2	4	A	6	8	10			1		18								1			
29	219Y1A04A8	N Gari Hanumanth Reddy	A			6	8	10					A								1		32	

46	229Y5A0407	G Anjitha	9	4	6	8	A	10	12	14	16	A	18	A	20	92	A	24	A	26	28	A	30	32
47	229Y5A0418	T Sindhu	2	q	A	A	6	'A	8	lo	12	14	A	16	18	A	20	22	24	A	26	2 8	30	32
48	229Y5A0419	T Manikanta	A	9_	4	A	A	6	8	A	10	12	A	14	16	18	A	20	21	24	A	26	28	30
49	229Y5A0420	T Anil Kumar	2	ų	A	6	8	10	A	112_	14	16	18	A	20	22	24	A	26	A	28	30	32	34
50	229Y5A0422	V Bhanu Venkata Prakash	2	A	u	6	8	A	`lo	12	A	lu	16	18	A	20	22	24	26	A	28	36	A	32
51	229Y5A0423	S Ganga Harish	2	u	6	A	8	lo	12	A.	lu	16	18	20:	22	24	A	26	28	30	A	A	32	34

Coordinator(s)

2 A4 6 A8 A 10 h AA A 16 16 18 2 10 14 18 18 36 32

AAS 4 6 A8 A 10 D A 14 16 16 16 10 W M 22 19 16 15 16

EAAAKS SIDANIU AAAIS 18 10 A 11 14 16 15

2 KYY 6 A 5 TO 11 19 A 16 A 18 A 16 10 10 A 24 16 15 16 15

30	219Y1A04B0	N Divakar	2	A	4	6	A	8	10	11_	14	A	16	A	18	Δ	20	10	A	24	- 16	18	30	32
31	219Y1A04B6	N Vishnuvardhan Reddy					***************************************		-				14		***									
32	219Y1A04C0	O Naveen Kumar		-			1						A											
33	219Y1A04C2	P Vijaya Shimha Prasad											A											
34	219Y1A04C5	P Satya Narayana Reddy											A										112	
35	219Y1A04C6	P Chandana (W)											10							Free L	A 200		1 7 %	1.800
36	219Y1A04C7	P Manideep Reddy		1	4					,			18					300	61	San Tak	TELL	stable o	100	
37	219Y1A04D0	P Devendra										17/1	2_			,	161			The state of	4			
38	219Y1A04E1	S Venkata Nikhil Varma											A	,					1					
39	219Y1A04E3	S Rahiman		4		,	8						18	4 6										
40	219Y1A04F3	S Srinath	2		6		-8						18			Sec.			1 8	177				
41	219Y1A04F4	S Manasa	A	2	4	L	8						(6											
42	219Y1A04F7	S Srikanth	L	4	6	Α	8	110	12	15	1.3	100	18				N 77	6/	3.3	A-A		14		7.1
43	219Y1A04F9	T Bhargavi	A	A	A	(+)	4/	10		4.7	10		12		10				1 6233	1			1 1 1 1	
44	219Y1A04G3	V Prasad Reddy	35	4	187 V	6		-67			0.7/5		18		1.7	147				*	91		151	1
45	219Y1A04G6	V Guru Sai Yadav	٨	7	- 0	8	,t/	10	()	174	113	t	1	Ŋ.	50	30	A	A	A	2	34	V	170	7



(UGC - Autonomous) Kadapa, Andhra Pradesh, India-516 005 Approved by AICTE, New Delhi & Affiliated to JNTUA, Ananthapuramu



(SNR lives on..

# VALUE ADDED COURSE ON DESIGN OF VLSI SUBSYSTEMS

**RESOURCE PERSONS** 




Dr. M. MADHUSUDHAN REDDY
ASSOCIATE PROFESSOR IN ECE
KSRM COLLEGE OF ENGINEERING



Smt. K. DIVYA LAKSHMI
ASSISTANT PROFESSOR IN ECE
KSRM COLLEGE OF ENGINEERING

01-05-2024 to 22-06-2024 ORGANIZED BY DEPARTMENT OF ECE KSRMCE





(e) 8143731980, 8575697569



### (UGC-AUTONOMOUS)

Kadapa, Andhra Pradesh, India-516 003



An ISO 14001:2004 & 9001: 2015 Certified Institution



#### Report of

Value Added Course on "DESIGN OF VLSI SUBSYSTEMS" From 01/05/2024 to 22/06/2024

**Target Group** 

**B.Tech VI-SEM Students** 

**Details of Participants** 

51 Students

:

:

Co-coordinator(s)

Sri. P. Subbarayudu

Resource Person(s)

Dr. M Madhusudhan Reddy, Smt. K. Divya Lakshmi

**Organizing Department** 

**Electronics and Communication Engineering** 

Venue

Seminar Hall, SJ Block

**Description:** 

The Department of Electronics and Communication Engineering conducted a Value Added Course on "Design Of VLSI Subsystems" from 01/05/2024 to 22/06/2024. The course Resource Persons are Dr. M Madhusudhan Reddy and Smt. K. Divya Lakshmi Department of ECE, KSRMCE.


The main objective of this course is to introduce the fundamental concepts of Digital CMOS VLSI subsystem design using design metrics of delay, power, and area in detail. The course focuses more on power estimation, and interconnect aware designs and discusses on few power benefits designs. Approximate computing datapath subsystem designs will be analyzed along with the design, and error metrics. Different forms of standard cell design of latch, and flipflops will be discussed and the importance of timing parameters in sequential circuits will explained.

Design and Analysis of VLSI Subsystems Training include the creation of real-time embedded systems where the end system requirements govern how both the hardware and software components are handled and embedded


With this Certificate course students enhanced their knowledge in the area of VLSI subsystem design and analysis.

### **Photos**


The pictures taken during the course are given below:



Resource Person Smt. K. Divya Lakshmi, Assist.Prof in ECED, giving lecture on operation of MOSFET



Resource Person Dr. M Madhusudhan Reddy, Assoc.Prof in ECED, giving lecture on design flow of VLSI



Participants Keenly Listening the Lecture

Coordinator(s)

Department of E.C.E. H.S.R.M. Cottage of Engineering KADAPA - 516-583

### K.S.R.M. COLLEGE OF ENGINEERING (AUTONOMOUS), KADAPA-516003 DEPARTMENT OF MECHANICAL ENGINEERING VALUE ADDED / CERTIFICATE COURSE ON

"DESIGN OF VLSI SUBSYSTEMS"FROM 01/05/2024 to 22/06/2024

	ASSESSMENT TEST	
Roll Number:	Name of the Student:	
Time: 20 Min	(Objective Questions)	Max.Marks: 20
Note: Answer the following Question	ons and each question carries	one mark.
1. VLSI technology uses	to form integrated circuit. {	}
a) transistors b) switches c) did	odes d) buffers	
2. The difficulty in achieving high d	loping concentration leads to	{
a) error in concentration b) error in	variation c) error in doping	d) distribution error
3. Speed power product is measured	l as the product of { }_	
a) gate switching delay and gate pov	wer dissipation b) gate switch	ning delay and gate power
absorption		
c) gate switching delay and net gate	power d) gate power dissipa	ation and absorption
4. nMOS devices are formed in{	}	
a) p-type substrate of high doping le		w doping level
c) p-type substrate of moderate dop		
5. In MOS transistors	is used for their gate.	{ }
a) metal b) silicon-di-oxide c) polys	silicon d) gallium	
6. CMOS inverter has regio		
a) three b) four c) two d) five		
7. If p-transistor is conducting and l	nas small voltage between so	ource and drain, then it is said to
work in { }		
a) linear region b) saturation region	c) non saturation resistive	region d) cut-off region
8. Latch-up can be induced by{		
a) incident radiation b) reflected ra		ed radiation
9. Stick diagrams are those which c		
a) thickness b) color c) shapes d) la		
10. Which color is used for n-diffus	₹: · · · · · · · · · · · · · · · · · · ·	
a) red b) blue c) green d) yellow		
11. Which color is used for implant	? { }	
a) red b) blue c) green d) yellow		
12. Circuit design concepts can also	be represented using a sym	bolic diagram. { }
a) true b) false		
13. Area A of a slab can be given a	s{ }	
a) t * W b) t/W c) L * W d) L *		
14. Switch logic is based on { }		
a) pass transistors b) transmission	gates c) pass transistors and	transmission gates d) design
rules	5	
15. The switch logic approach take	s static current. { }	
a) low b) more c) no d) very less		
16. The subsystem of the circuits sl	nould have interdepe	endence. { }
a) minimum b) maximum c) no d		

17. Gate logic is also called as { }
a) transistor logic b) switch logic c) complementary logic d) restoring logic
18. Both NAND and NOR gates can be used in gate logic. { }
a) true b) false
19. The CMOS inverter has \_\_\_\_\_ power dissipation. { }
a) low b) more c) no d) very less
20. Ids depends on \_\_\_\_\_ { }
a) Vg b) Vds c) Vdd d) Vss

16 20 APA-516003

# K.S.R.M. COLLEGE OF ENGINEERING (AUTONOMOUS), KADAPA-516003 DEPARTMENT OF MECHANICAL ENGINEERING VALUE ADDED /CERTIFICATE COURSE ON "DESIGN OF VLSI SUBSYSTEMS"FROM 01/05/2024 to 22/06/2024

Roll Number: A 194 140407 Name of the Student: A Bhanu prakam Max.Marks: 20 Time: 20 Min (Objective Questions) Note: Answer the following Questions and each question carries one mark. 1. VLSI technology uses \_\_\_\_\_\_ to form integrated circuit. { Q} a) transistors b) switches c) diodes d) buffers 2. The difficulty in achieving high doping concentration leads to \_\_\_\_\_{ (?) a) error in concentration b) error in variation c) error in doping d) distribution error 3. Speed power product is measured as the product of \_\_\_{Q} a) gate switching delay and gate power dissipation b) gate switching delay and gate power absorption c) gate switching delay and net gate power d) gate power dissipation and absorption a) p-type substrate of high doping level b) n-type substrate of low doping level c) p-type substrate of moderate doping level d) n-type substrate of high doping level is used for their gate. {(?)} 5. In MOS transistors a) metal b) silicon-di-oxide c) polysilicon d) gallium 6. CMOS inverter has \_\_\_\_\_ regions of operation. { C} a) three b) four c) two d) five 7. If p-transistor is conducting and has small voltage between source and drain, then it is said to work in \_{ } a) linear region b) saturation region c) non saturation resistive region d) cut-off region 8. Latch-up can be induced by \_\_{ C}\_ a) incident radiation b) reflected radiation c) etching d) diffracted radiation 9. Stick diagrams are those which convey layer information through? { } a) thickness b) color c) shapes d) layers 10. Which color is used for n-diffusion? { C } a) red b) blue c) green d) yellow 11. Which color is used for implant? { a) red b) blue c) green d) yellow 12. Circuit design concepts can also be represented using a symbolic diagram. {Q}} a) true b) false 13. Area A of a slab can be given as \_\_\_{ } { C } a) t \* W b) t / W c) L \* W d) L \* t14. Switch logic is based on {\( \)} a) pass transistors b) transmission gates c) pass transistors and transmission gates d) design rules 15. The switch logic approach takes \_\_\_\_\_\_ static current. { } a) low b) more c) no d) very less 16. The subsystem of the circuits should have \_\_\_\_\_\_interdependence. { } a) minimum b) maximum c) no d) more

17. Gate logic is also called as 🕪 🗸 a) transistor logic b) switch logic c) complementary logic d) restoring logic 18. Both NAND and NOR gates can be used in gate logic. {<} a) true b) false 19. The CMOS inverter has \_\_\_\_\_ power dissipation. {\( \bar{b} \) } a) low b) more c) no d) very less
20. Ids depends on
a) Vg b) Vds c) Vdd d) Vss

516003

# K.S.R.M. COLLEGE OF ENGINEERING (AUTONOMOUS), KADAPA-516003 DEPARTMENT OF MECHANICAL ENGINEERING VALUE ADDED /CERTIFICATE COURSE ON "DESIGN OF VLSI SUBSYSTEMS"FROM 01/05/2024 to 22/06/2024

ASSESSMENT TEST
Roll Number: 219412043 Jame of the Student: C. Ajay Cumas
Time: 20 Min (Objective Questions) Max.Marks: 20
Note: Answer the following Questions and each question carries one mark.
1. VLSI technology uses to form integrated circuit. {\infty}
a) transistors b) switches c) diodes d) buffers
2. The difficulty in achieving high doping concentration leads to
a) error in concentration b) error in variation c) error in doping d) distribution error
3. Speed power product is measured as the product of{\infty}
a) gate switching delay and gate power dissipation b) gate switching delay and gate power
absorption
c) gate switching delay and net gate power d) gate power dissipation and absorption
4. nMOS devices are formed in _{\infty}_
a) p-type substrate of high doping level b) n-type substrate of low doping level
c) p-type substrate of moderate doping level d) n-type substrate of high doping level
5. In MOS transistors is used for their gate. {C}
a) metal b) silicon-di-oxide c) polysilicon d) gallium
6. CMOS inverter has regions of operation. {C}
a) three b) four c) two d) five
7. If p-transistor is conducting and has small voltage between source and drain, then it is said to
work in _{b}
a) linear region b) saturation region c) non saturation resistive region d) cut-off region
8. Latch-up can be induced by _{C}
a) incident radiation b) reflected radiation c) etching d) diffracted radiation
9. Stick diagrams are those which convey layer information through? { 5 }
a) thickness b) color c) shapes d) layers
10. Which color is used for n-diffusion? { C }
a) red b) blue c) green d) yellow
11. Which color is used for implant? (§ )
a) red b) blue c) green d) yellow
12. Circuit design concepts can also be represented using a symbolic diagram. (2)
a) true b) false
13. Area A of a slab can be given as{ }
a) t * W b) t / W c) L * W d) L * t
14. Switch logic is based on {c}
a) pass transistors b) transmission gates c) pass transistors and transmission gates d) design
rules
15. The switch logic approach takes static current. {\alpha}
a) low b) more c) no d) very less
16. The subsystem of the circuits should have interdependence. {C}
a) minimum b) maximum c) no d) more

17. Gate logic is also called as (b)
a) transistor logic b) switch logic c) complementary logic d) restoring logic
18. Both NAND and NOR gates can be used in gate logic. (c)
a) true b) false
19. The CMOS inverter has \_\_\_\_\_ power dissipation. (d)
a) low b) more c) no d) very less
20. Ids depends on \_\_\_\_\_ {C}
a) Vg b) Vds c) Vdd d) Vss

16

### K.S.R.M. COLLEGE OF ENGINEERING (AUTONOMOUS), KADAPA-516003 DEPARTMENT OF MECHANICAL ENGINEERING VALUE ADDED /CERTIFICATE COURSE ON "DESIGN OF VLSI SUBSYSTEMS"FROM 01/05/2024 to 22/06/2024

Roll Number: 2194 1904 RName of the Student: B. Clinn's Kyshna,

Time: 20 Min	(Objective Questions)	Max.Marks: 20
Note: Answer the following	g Questions and each question carries o	ne mark.
1. VLSI technology uses	to form integrated circuit.	}
a) transistors b) switches	c) diodes d) buffers	
2. The difficulty in achievir	ng high doping concentration leads to	{C}
	error in variation c) error in doping d	
	neasured as the product of	
a) gate switching delay and	gate power dissipation b) gate switching	ng delay and gate power
absorption		
c) gate switching delay and	net gate power d) gate power dissipation	on and absorption
4. nMOS devices are forme	d in _{a}	
	doping level b) n-type substrate of low	doping level
c) p-type substrate of mode	rate doping level d) n-type substrate of	high doping level
5. In MOS transistors	is used for their gate. {C	2}
a) metal b) silicon-di-oxide	c) polysilicon d) gallium	
<ol><li>CMOS inverter has</li></ol>	regions of operation. { c}	
a) three b) four c) two d)	five	
7. If p-transistor is conducti	ing and has small voltage between sour	ce and drain, then it is said to
work in _{b}		
a) linear region b) saturation	on region c) non saturation resistive reg	gion d) cut-off region
8. Latch-up can be induced	by _{C}	
a) incident radiation b) refl	ected radiation c) etching d) diffracted	radiation
9. Stick diagrams are those	which convey layer information through	gh? { b }
a) thickness b) color c) shap		
10. Which color is used for	n-diffusion? { C }	
a) red b) blue c) green d)	yellow	
11. Which color is used for	implant? {d}	
a) red b) blue c) green d)		,
12. Circuit design concepts	can also be represented using a symbo	lic diagram. 🙌 🗸
a) true b) false		
13. Area A of a slab can be	given as{ { C }	
a) t * W b) t/W c) L * W		
14. Switch logic is based or	1 { }	
a) pass transistors b) transr	mission gates c) pass transistors and tra	ansmission gates d) design
rules		
	ach takes static current. (2)	
a) low b) more c) no d) ver		
16. The subsystem of the ci	ircuits should have interdepend	ence. { c}
a) minimum b) maximum		

17. Gate logic is also called as {a}

a) transistor logic b) switch logic c) complementary logic d) restoring logic

18. Both NAND and NOR gates can be used in gate logic. {a}

a) true b) false

19. The CMOS inverter has \_\_\_\_\_ power dissipation. { b}

a) low b) more c) no d) very less

20. Ids depends on \_\_\_\_\_ { C}

a) Vg b) Vds c) Vdd d) Vss

(18)

# K.S.R.M. COLLEGE OF ENGINEERING (AUTONOMOUS), KADAPA-516003 DEPARTMENT OF MECHANICAL ENGINEERING VALUE ADDED /CERTIFICATE COURSE ON "DESIGN OF VLSI SUBSYSTEMS"FROM 01/05/2024 to 22/06/2024

ASSESSMENT TEST
Roll Number: 3 9 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
Time: 20 Min (Objective Questions) Max.Marks: 20
Note: Answer the following Questions and each question carries one mark.
1. VLSI technology uses to form integrated circuit. {\mathcal{O}}
a) transistors b) switches c) diodes d) buffers
2. The difficulty in achieving high doping concentration leads to{C}
a) error in concentration b) error in variation c) error in doping d) distribution error
3. Speed power product is measured as the product of{{}^{}}
a) gate switching delay and gate power dissipation b) gate switching delay and gate power
absorption
c) gate switching delay and net gate power d) gate power dissipation and absorption
4. nMOS devices are formed in _{\(\infty\)}_
a) p-type substrate of high doping level b) n-type substrate of low doping level
c) p-type substrate of moderate doping level d) n-type substrate of high doping level
5. In MOS transistors is used for their gate. {C}
a) metal b) silicon-di-oxide c) polysilicon d) gallium
6. CMOS inverter has regions of operation. {C}
a) three b) four c) two d) five
7. If p-transistor is conducting and has small voltage between source and drain, then it is said to
work in $\{b\}$
a) linear region b) saturation region c) non saturation resistive region d) cut-off region
8. Latch-up can be induced by _{ { C}
a) incident radiation b) reflected radiation c) etching d) diffracted radiation
9. Stick diagrams are those which convey layer information through? {
a) thickness b) color c) shapes d) layers
10. Which color is used for n-diffusion? {C}
a) red b) blue c) green d) yellow
11. Which color is used for implant? {\( \} \)
a) red b) blue c) green d) yellow
12. Circuit design concepts can also be represented using a symbolic diagram.
a) true b) false
13. Area A of a slab can be given as{ { C } }
a) t * W b) t/W c) L * W d) L * t
14. Switch logic is based on {\(\lambda\)}
a) pass transistors b) transmission gates c) pass transistors and transmission gates d) design rules
15. The switch logic approach takes static current. {\begin{align*} \begin{align*} \limits \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\
a) low b) more c) no d) very less
16. The subsystem of the circuits should have interdependence. { c}
a) minimum b) maximum c) no d) more

17. Gate logic is also called as {\( \) \\
a) transistor logic b) switch logic c) complementary logic d) restoring logic
18. Both NAND and NOR gates can be used in gate logic. {\( \) \\
a) true b) false
19. The CMOS inverter has \_\_\_\_\_ power dissipation. {\( \) \\
b) \\
a) low b) more c) no d) very less
20. Ids depends on \_\_\_\_\_ {\( \) \\
b) Vds c) Vdd d) Vss

12

# K.S.R.M. COLLEGE OF ENGINEERING (AUTONOMOUS), KADAPA-516003 DEPARTMENT OF MECHANICAL ENGINEERING VALUE ADDED /CERTIFICATE COURSE ON "DESIGN OF VLSI SUBSYSTEMS"FROM 01/05/2024 to 22/06/2024

ASSESSMENT TEST

Roll Number: 219770408 Name of the Student: 13 - POORNIM
Time: 20 Min (Objective Questions) Max Marks: 2
Note: Answer the following Questions and each question carries <b>one</b> mark.
1. VLSI technology uses to form integrated circuit. { • }
a) transistors b) switches c) diodes d) buffers
2. The difficulty in achieving high doping concentration leads to
a) error in concentration b) error in variation c) error in doning d) distribution error
3. Speed power product is measured as the product of{{Q}}
a) gate switching delay and gate power dissipation b) gate switching delay and gate power
absorption
c) gate switching delay and net gate power d) gate power dissipation and absorption
4. nMOS devices are formed in _{O}}
a) p-type substrate of high doping level b) n-type substrate of low doping level
c) p-type substrate of moderate doping level d) n-type substrate of high doping level
5. In MOS transistors is used for their gate { C}
a) metal b) silicon-di-oxide c) polysilicon d) gallium
6. CMOS inverter has regions of operation. {C}
a) three b) four c) two d) five
7. If p-transistor is conducting and has small voltage between source and drain, then it is said to
work in {b}
a) linear region b) saturation region c) non saturation resistive region d) cut-off region
8. Latch-up can be induced by _{C}
a) incident radiation b) reflected radiation c) etching d) diffracted radiation
9. Stick diagrams are those which convey layer information through? { \( \)
a) thickness b) color c) shapes d) layers
10. Which color is used for n-diffusion? { C}
a) red b) blue c) green d) yellow
11. Which color is used for implant? {d}
a) red b) blue c) green d) yellow
12. Circuit design concepts can also be represented using a symbolic diagram. {Q}
a) true b) false
13. Area A of a slab can be given as{ { C}}
a) t * W b) t / W c) L * W d) L * t
14. Switch logic is based on {d}
a) pass transistors b) transmission gates c) pass transistors and transmission gates d) design
rules
15. The switch logic approach takes static current. {o-}
a) low b) more c) no d) very less
16. The subsystem of the circuits should have interdependence (b)
a) minimum b) maximum c) no d) more

17. Gate logic is also called as {o}
a) transistor logic b) switch logic c) complementary logic d) restoring logic
18. Both NAND and NOR gates can be used in gate logic. {b}
a) true b) false
19. The CMOS inverter has \_\_\_\_\_ power dissipation. {b}
a) low b) more c) no d) very less
20. Ids depends on \_\_\_\_\_ {C}
a) Vg b) Vds c) Vdd d) Vss

### K.S.R.M. COLLEGE OF ENGINEERING (AUTONOMOUS), KADAPA-516003 DEPARTMENT OF ECE

# VALUE ADDED/CERTIFICATE COURSE ON "DESIGN OF VLSI SUBSYSTEMS" FROM 01/05/2024 to 22/06/2024

### **AWARD LIST**

S.NO	Roll Number	Name of the Student	Marks Obtained
	219Y1A0407	A Bhanu Prakash	16
1			15
2	219Y1A0408	B Poornima	17
	219Y1A0413	B Karthik Reddy	18
3	21711710413	B Kartink Reddy	
4	219Y1A0418	B Chinni Krishna	16
5	219Y1A0421	C Vasanth Kumar Reddy	17
6	219Y1A0423	C Pavan Kalyan	18
7	219Y1A0426	C Kiran Kumar	16
	219Y1A0427	C Renuka	14
8	219Y1A0428	C Ravikumar	18
9	219Y1A0429	C Kishore Kumar	17
10	219Y1A0432	C Ajay Kumar	12
11	219Y1A0433	C Usuvandla Akhil	18
12			
13	219Y1A0435	D Srija	15
14	219Y1A0443	D Naga Lakshmi	15
15	219Y1A0444	G Sai Konda Reddy	18
	219Y1A0446	G Prem Kumar	16
16	219Y1A0449	G Ganesh	17
17		Gallesii	
18	219Y1A0450	G Venkata Krishna	15
19	219Y1A0461	K Hari Krishna Reddy	15
20	219Y1A0465	K Sai Narasimha	15
	219Y1A0469	K Radha Priyanjali	15
21	219Y1A0479	Kunduru Praveen	18

23	219Y1A0481	K Sindhu Priya	17
24	219Y1A0483	K Mallesh	16
25	219Y1A0496	M Obulamma	15
26	219Y1A0495	M. Mallikarjuna	15
27	219Y1A0499	M Diwakar Reddy	18
28	219Y1A04A0	M Sai Ram Naik	18
29	219Y1A04A8	N Gari Hanumanth Reddy	12
30	219Y1A04B0	N Divakar	13
31	219Y1A04B6	N Vishnuvardhan Reddy	14
32	219Y1A04C0	O Naveen Kumar	12
33	219Y1A04C2	P Vijaya Shimha Prasad	13
34	219Y1A04C5	P Satya Narayana Reddy	15
35	219Y1A04C6	P Chandana (W)	18
36	219Y1A04C7	P Manideep Reddy	17
37	219Y1A04D0	P Devendra	16
38	219Y1A04E1	S Venkata Nikhil Varma	15
39	219Y1A04E3	S Rahiman	15
40	219Y1A04F3	S Srinath	18
41	219Y1A04F4	S Manasa	18
42	219Y1A04F7	S Srikanth	12
43	219Y1A04F9	T Bhargavi	13
44	219Y1A04G3	V Prasad Reddy	17
45	219Y1A04G6	V Guru Sai Yadav	16
46	229Y5A0407	G Anjitha	17
47	229Y5A0418	T Sindhu	16
48	229Y5A0419	T Manikanta	15

49	229Y5A0420	T Anil Kumar	15
50	229Y5A0422	V Bhanu Venkata Prakash	18
51	229Y5A0423	S Ganga Harish	18

Coordinator

Profesor H.O.D.

Departmont of E.C.E.

E.S.R.E. College of Pugineering

RADAPA - 516 083



# K.S.R.M. COLLEGE OF ENGINEERING (UGC - Autonomous) Kadapa, Andhra Pradesh, India-516 003 Approved by AICTE, New Delhi & Affiliated to JNTUA, Ananthapuramu.





## <u>Certificate of Completion</u>

This to certify that Mr/N	lrsBearing the
Roll Number	has Successfully Completed Value AddedCourse
on "Design of VLSI subsy:	stems" from 1st, May 2024 to 22nd june 2024, Organized by
Department of Electronic	s and Communication Engineering, KSRMCE, Kadapa.

Coordinator

HOD ECE







(UGC - Autonomous)
Kadapa, Andhra Pradesh, Indio- 516 003
Approved by AICTE, New Delbi & Affiliated to JNTUA, Ananthapuramo

KSNR

# Certificate of Completion

This to certify that Mr/Mrs. B. POOTOLOG Bearing the Roll Number 21911A0H08 has Successfully Completed Value AddedCourse on "Design of VLSI subsystems" from 1st, May 2024 to 22nd june 2024, Organized by Department of Electronics and Communication Engineering, KSRMCE, Kadapa.

Coordinator

HOD ECE







Kadapa, Andhra Pradesh, India- 516 003
Approved by AICTE, New Delhi & Affiliated to JNTUA, Ananthapuramu

KSNR lives on

## Certificate of Completion

This to certify that Mr/Mrs. B. Kanthik Redy Bearing the Roll Number 21911A0413 has Successfully Completed Value AddedCourse on "Design of VLSI subsystems" from 1st, May 2024 to 22nd june 2024, Organized by Department of Electronics and Communication Engineering, KSRMCE, Kadapa.

Coordinator

HOD ECE







(UGC - Autonomous) Kadapa, Andhra Pradesh, India- 516 003 Approved by AICTE, New Delhi & Affiliated to JNTUA, Ananthapuramu

KSNR lives on.

### Certificate of Completion

This to certify that Mr/Mrs. A. Bhanu Rakash Bearing the Roll Number 21971 A040 Thas Successfully Completed Value Added Course on "Design of VLSI subsystems" from 1st, May 2024 to 22nd june 2024, Organized by Department of Electronics and Communication Engineering, KSRMCE, Kadapa.

Coordinator

Ч - D HOD ECE



# Feedback form on Value Added Course "Design of VLSI Subsystems" from 01/05/2024 to 22/06/2024

* !r	dicates required question
1.	Name of the student *
2.	Roll No. *
3.	The objectives of the Value Added Course were met (Objective) *  Mark only one oval.
	Excellent Good Satisfactory Poor
4.	The content of the course was organized and easy to follow (Delivery) *
	Mark only one oval.
	Excellent Good Satisfactory Poor

5.	The Resource Persons were well prepared and able to answer any question (Interaction)	*
	Mark only one oval.	
	Excellent	
	Good	
	Satisfactory	
	Poor	
6.	The exercises/role play were helpful and relevant (Syllabus Coverage) *	
	Mark only one oval.	
	Excellent	
	Good	
	Satisfactory	
	Poor	
7.	The Value Added Course satisfy my expectation as a value added Programme (Course Satisfaction)	*
	Mark only one oval.	
	Excellent	
	Satisfactory	
	Good	
	Poor	
8.	Any issues	


Name of the student	Roll No.	The objectives of the Value Added Course were met (Objective)	The content of the course was organized and easy to follow (Delivery)	The Resource Persons were well prepared and able to answer any question (Interaction)	The exercises/role play were helpful and relevant (Syllabus Coverage)	The Value Added Course satisfy my expectation as a value added Programme (Course Satisfaction)	Any issues
G. Venkata krishna	219y1a0450	Excellent	Excellent	Excellent	Excellent	Excellent	
P.manideep reddy	219Y1A04C7	Excellent	Excellent	Excellent	Excellent	Excellent	No issues
N divakar	219y1a04b0	Good	Excellent	Good	Good	Satisfactory	
Srinath	219y1a04f3	Good	Good	Good	Good	Good	15
D.Naga lakshmi	219y1a0443	Good	Good	Good	Satisfactory	Good	No
Sayyad Rahiman	219y1a04e3	Satisfactory	Satisfactory	Satisfactory	Satisfactory	Good	
K.Radha priyanjali	219y1A0469	Good	Satisfactory	Good	Satisfactory	Satisfactory	No
K.praveen	219y1A0479	Satisfactory	Good	Good	Good	Satisfactory	No
P. Chanadana	219y1a04c6	Good	Good	Good	Good	Good	No issues
B.Vishnuvardhan Reddy	219y1a0410	Good	Satisfactory	Satisfactory	Satisfactory	Satisfactory	No
Diwakar Reddy	219y1a0499	Excellent	Excellent	Excellent	Excellent	Excellent	
V. Bhanu venkata prakash	229Y5A0422	Excellent	Excellent	Excellent	Excellent	Excellent	No
C.Renuka	219y1a0427	Satisfactory	Good	Good	Good	Good	
Reddy Prasad	219y1a04g3	Good	Good	Excellent	Excellent	Satisfactory	No
T.Manikanta	229Y5A0419	Satisfactory	Good	Satisfactory	Satisfactory	Good	No
D.snehitha	219y1a0439	Satisfactory	Satisfactory	Satisfactory	Satisfactory	Satisfactory	No
Dasari Prasanna	219y1a0438	Good	Good	Good	Good	Good	Ntg
T bhargavi	219y1a04f9	Good	Good	Good	Good	Satisfactory	No issues

B Poornima	219y1a0408	Excellent	Excellent	Excellent	Excellent	Excellent	
M. obulamma	219y1a0496	Good	Good	Good	Good	Good	No
Golla Anjitha	229y5a0407	Good	Good	Good	Good	Good	
S Srikanth	219y1a04f7	Excellent	Excellent	Excellent	Excellent	Excellent	No issues
K. Anithakumari	219y1a0459	Excellent	Excellent	Excellent	Good	Excellent	
N. HanumanthReddy	219y1a04a8	Excellent	Good	Good	Good	Good	No
P DEVENDRA	219y1a04d0	Good	Good	Excellent	Good	Excellent	NO
O.Naveen Kumar	219y1a04c0	Good	Good	Excellent	Excellent	Satisfactory	No issues
Manupati mallikarjuna	219Y1A0495	Good	Good	Good	Good	Excellent	
Shaik arshad	219Y1A04E4	Good	Good	Good	Good	Good	Nil
K.Sai Narasimha	219y1a0465	Excellent	Good	Good	Good	Satisfactory	No
N.bhanu	219y1a04a5	Good	Good	Excellent	Good	Good	No issues
S.Ganga Harish	229Y5A0423	Excellent	Good	Good	Excellent	Satisfactory	NO
CHINTHALA RAVI KUMAR	219y1a0428	Excellent	Good	Excellent	Excellent	Good	No

#### UNIT-3 Basic Circuit concepts Typical sheet revistance Rs of Mos layers Layer ohn per square 5 pm 2 pm 1-2 µm Metal 0.03 0.04 0.04 Diffusion 10->50 20 >45 20->45 . Siliade 2->4 Polysi Licon 001421 15-30 15-730 n- transistor channel 104. 2×104 2X104 P-transister channel 2.5X104 45X104 4.5×104 NOTE: - ) En some processes a silicide layer is used in place of 2) The figures given are for n-diffusion regions. The Values for P-diffusion are 2.5 times there values. There values are approximations only. Sheet Resistance (Rs):-Fig: 1 sheet rejutance model. A

Consider a uniform slab of conducting material of

resistivity P, width w, thickness t, and length between forces L. The arrangement is shown in Fig:1 consider the revisitance RAB between the opposite faces.  $K_{AB} = PL ohm$ where A = cross - section area = WXL (<math>Z = L) Thue RAB = PL ohm = ZXRs Motor where  $R_s = \frac{P}{t}$  = ohn per square on sheet revistance Sheet Revistance concept applied to Mos transistors and inventor. and inverters:- Revistance Calculation . HLK for to Channels a mmos transistor having 1 mmos transistors having L=2x, w=2x $L=8\lambda$ ,  $W=2\lambda$  $\therefore Z = \frac{L}{W} = \frac{2\lambda}{2\lambda} = 1 \text{ Square 8 lab} \quad \therefore Z = \frac{L}{W} = \frac{8\lambda}{2\lambda} = 4$ · Resultance R = ZXRsm Square X Rs ohn Square Revistance R=ZXRsm (for 5 pm) = 4 x 104 = 1 X10 = 10Kr = 40km - for Juntechnology = 1X2X10 = 20K12 (2µm) R = 4x2x104



Where D = thickness of sion

A = Area dr plates

Eins = relative permittivity of sion = 40

Eo = 8.85 × 10-14 F/cm (permittivity dr free space)

Typical values on over capacitance are set out in Table 1 hor

Sum technology, 2 µm and 1.2 µm technologies.

Capacitance.	Value in pF x10 4/µm² (Relative values in brack				
	5 pm	2 µm	1.2 m		
Crate to clarrel	4 (1.0)	8 (1.0)	16 (1-0)		
Diffusion (active)	1 (0.25)	1.75(0.22)	3.75 (0.13)		
Polysilicon to Substrat	0.4 (0.1)	0.6(0.032)	0.6 (0.038)		
metal 1 to substrate	0.3(0.035)	0.33(0.04)	0.33 (0.02)		
metal 2 to substrate	0.2 (0.05)	0.13(0.01)	0.13 (0.01)		
Metal 2 to metal 1	0.4 (0.1)	05(0.06)	0.5 (0.03)		
metal 2 to polysition	0.3 (0.032)	0.3 (0.038)	0.3 (0.018)		

Note: Relative value = specified value/ gate to channel value for that technology that technology

Standard unit or capacitance Icg:-

The unit is denoted I cg and is debined the gate-to-channel Capacitance of a MOS transistor having W = L = feature size, that is, a standard (on feature size) square (2x x 2x for x-band sules). Metaloneal standard gate to channel area

Ocq = Relative avea x Relative C value

-> Relative area is delined as the ratio between the area of

Metal capacitance  $C_m = Relative area \times Relative c Value = \frac{100 \times 3 \times 3 \times}{2 \times 2 \times} \times 0.075$   $= 75 \times 0.075 = 5.615 \square_{cg}$ Poly celecon and the

Polysileon capacitance  $Cp = \frac{11 \times 11 \times 13 \times 23}{21 \times 23} \times 0.10g$ 


Chate Capacitance  $C_g = \frac{2 \times 2 \times}{2 \times 2 \times} \times 1.0 \square c_g$ 

Potal capacitance G = Cm + Cp + Cq = 5.615 + 0.55 + 1  $= 7.175 \square Cq$ 

## Choice of layers:

And designing a circuit to meet the given specifications, there are several possible ways in which the requirements may be met, including the choice blu the layers on which to soute certain data and control signals. However, there of certain commonsence constraints which should be considered.

- O VDD and Vss (GIND) should be connected using metal
- long lengths or polysition should be used only abter carebul consideration.
- 3) capacitive ebbects must also be carebully considered.



- \* The source and drain n-diffusion regions from Junctions with the p-substrate (on p-well at well-debined and uniform depths. Similarly for p-diffusion regions from Junctions with the n-substrate. (on n-well at well-debined and uniform depths.
- \* for diffusion regions, each diode thus formed has associated with it a peripheral (side-wall) capacitance in PF per unit length which can be considerably greater than the arrea capacitance of the diffusion region to substrate.
- \* The smaller the source and drain area, the greater becomes the relative value of the peripheral capacitance.

Propagation Delays: -

1) Cascaded pars transistis:




Fig: Propagation delays in pars transister chain

Where R = resistance per unit length

c = capacitance per unit length

X = distance along network from input.

The propagation time to for a signal to propagate a distance x is

1 Charge staring may also cause problems in certain circuit con architectures and must be carrebully considered.

	Choice d		
Cayer	Revistance	Capacitance	
metal	low	low	
polysition	High	moderate.	
Diffusion (active)	Modeya	te High	

#### Winny Capacitances

The area capacitances associated with the layers to hubstrate and from gate to channel. There are other significant sources of Capacitana which contribute to the overtall cuiring capacitance.

#### 1) Fringing bields:

- \* capacitance due to Foinging tield ebbects can be a rajor component of the overall capacitance of interconnect wires.
- \* It accurate prediction of performance is needed, then bringing held capacitance (Cff) should be taken into account.

#### 2) Enterlayer capacitances:

- \* The parallel plate obtacts are present between one layer and
- \* for a given area, metal to polysilian capacitance must be higher than metal to substrate.
- \* The interlayer capacitance is highly dependent on layout.

$$T_1 = T_2 + T_3$$
 (at node  $V_2$ )

I3= I1-19

The response at node V2 w. r. to time in given by

$$C \frac{dV_2}{dt} = \left[ (V_1 - V_2) - (V_2 - V_3) \right]$$

As the no of Sections in Such a metwork becomes large, this expression reduces to

$$Re \frac{dv}{dt} = \frac{d^2v}{dx^2}$$

Fig @ mmos invester pair delay.

· If we consider a pair of cascaded investors, then the delay over the pair will be T+4T=5T.

. The delay through a pair of finilar nemos investers is

$$T_{d} = \left(1 + \frac{Z_{p \cdot d}}{Z_{p \cdot d}}\right) T$$

The gate capacitance (=200g) is double that of the comparable nimes invester since the input to a cines invester since the input to a cines invester is connected to both transistor gates.

The analysis cour be simplified if all 12.4 c are lumped of sogether, then Ryotal = n.y.Rs

Ctotal = n.c. Ucg

where Y = relative remitance per section interms of Rs and

C = relative capacitance per section interms of Ileg.

Then, the overall delay To for in Sections is given by

#### $T_d = m^2 \gamma \cdot c(T)$

- in practice no more than four pair transitors should be normally connected in services.
- However, the number can be exceeded it a butter is inserted blue each group or 4 pars transition, otherwise it relatively long time delays are acceptable.
- 3) Design so long polysition wives:
- \* long polysiticon wires contribute distributed series R4C for cascaded paus transitors, signal propagation is stowed down.
- It is evential that long polysition wives be driven by suitable bubbles to guard against the ebbects of noise and to speed up the oise-time or propagated signal edges.

The delay writ(T):-

stoundard unit of capacitance

( I Cg PF X10 4/µm²

Time constant  $G = (ZRs) \times \square Cg$  P  $= (LRs) \times \square Cg$  Seconds

### Sources ob power dissipation:

There are different sources of power dissipation in the cmos aix cuits.

#### 1) Dynamic power consumption:

In a cros logic circuit, power is dissipated during the transition of the output node capacitance.

During the low-high transition, the output capacita is charged through the pmos transistor and during the highlow bransition, the output capacitor is discharged through the mmos transista.

dynamic power dissipation is also called the Switching power divipation, caused by the charging and discharging of the node capacitance as shown in Fig.


This is the dominant source of power consumption in cmos system-on-chip (SOC), accounting for soughly 75% of the total, (80%-90%)

It is generally represented by input the following approximation,

Paymanic = & CL Vd fak >0

where x = Switching activity factor CL = overall apacitance to be charged and discharged in a

réference clock cycle.



pull-up

> Netwook | Sent

Fig. Switching power dissipation.


Scanned with OKEN Scanner

VII = Scipply voltage

face switching becoming of a global clock tion equ It is clear that the switching power is entirely d-pendent on the power supply voltage, the load capacitance and the scortching Brequency. It is independent of the supply voltage of the circuit, we can reduce the switching power consumption.

2) Shoot - circuit power dissipation:

During the transition of the input signal due to finite rise con fall times, there is always a short - circuit path blu Vno and the ground. So there is a short-circuit power dissi-Partion and it is given by



Where the is the time for which both nmos and pmos transis. tors are on simultaneously, and I peak is the maximum Saturation convert that flows through the bransistors.

This type ob- power divipation can be controlled by minimizing the transition times on nets. It usually accounts for 15% - 20% of the overall power dissipation. (1); -13%)

(H) Plus = 1 : 1 : 1 / 1 : 102

Scanned with OKEN Scanner




Fig. short-circuit current.

(3) Static power dissipation: - (due to reverse bias junction leakage)

The Static power dissipation is always present due to the leakage current of the transistors even it the circuit is not switching. This is also known as leakage power divinipation and is given by (10%-30%)

Pstatic = I hakage Voo

Where I leakage is the leakage current that flores blu Voo and the ground.

This component becomes a larger problem as device geometrés Shrink and transistor threshold whoger (Vt) drop. Lankage current depends up on the supply (Vad) Vt 9tselt. transistor aspect valto (WIL) and temm.

Scanned with OKEN Scanner

The leakage current of a transistive is mainly the result of reverse - blased PN Junction leakage, Subthreshold leakage and gate leakage is shown in Fig. Leakage is becoming comparable Voo to dynamic switching power with the continuous scaling down of cmos technology. To reduce leakage power, many techniques have been proposed. lesking 4 4 including dual - Vth, multi-14th. GASoptimal standby input vector Fig. leakage currents in an inverta Selection, bournistos stocking and body bias. Contribution of different power dimpation: 国 glidling 80 7 15%, -20%, Short-circuit powers tig, combibution of different powers. The total power dissipation of a amos cht is the sum of these three power dissipations and can be expressed or. Ptotal = Polyramic + Psc + Pstatic Scanned with OKEN Scanner Note that there is also an additional overhead which consists of the input routing capacitance, all of which are increasing functions of N. If this overhead is neglected, the amount of power reduction achievable in a N-block parallel implementation is

$$\frac{P_{parallel}}{P_{reference}} = \frac{V_{DD,new}^{2}}{V_{DD}^{2}} \cdot \left(1 + \frac{C_{reg}}{C_{total}}\right)$$

The lower bound of switching power reduction realizable with architecture-driven voltage scaling is found, assuming zero threshold voltage, as


$$\frac{P_{parallel}}{P_{reference}} \ge \frac{1}{N^2}$$


Two obvious consequences of this approach are the increased area and the increased latency. A total of N identical processing blocks must be used to slow down the operation (clocking) speed by a factor of N. In fact, the silicon area will grow even faster than the number of processors because of signal routing and the overhead circuitry. The timing diagram in Fig shows that the parallel implementation has a latency of N clock cycles, as in the N-stage pipelined implementation. Considering its smaller area overhead, however, the pipelined approach offers a more efficient alternative for reducing the power dissipation while maintaining the throughput.

It was already established in the previous sections that the amount of switched capacitance plays a significant role in the dynamic power dissipation of the circuit. Hence, reduction of this parasitic capacitance is a major goal for low-power design of digital integrated circuits. In this Section, we will consider various techniques at the system level, circuit level and physical design (mask) level which can be used to reduce the amount of switched capacitance.

a) System-Level Measures

At the system level, one approach to reduce the switched capacitance is to limit the use of shared resources. A simple example is the use of a global bus structure for data transmission between a large number of operational modules . If a single shared bus is connected to all modules as in fig. this structure results in a large bus capacitance due to (i) the large number of drivers and receivers sharing the same transmission medium, and (ii) the parasitic capacitance of the long bus line. Obviously, driving the large bus capacitance will require a significant amount of power consumption during each bus access. Alternatively, the global bus structure can be partitioned into a number of smaller dedicated local buses to handle the data transmission between neighboring modules, as shown in Fig. In this case, the switched capacitance during each bus access is significantly reduced, although multiple buses may increase the overall routing area on the chip.





(a) Using a single global bus structure for connecting a large number of modules on chip results in large bus capacitance and large dynamic power dissipation.

(b) Using smaller local buses reduces the amount of switched capacitance, at the expense of

additional chip area.