KANDULA SRINIVASA REDDY MEMORIAL COLLEGE OF ENGINEERING (AUTONOMOUS)

KADAPA-516003. AP

(Approved by AICTE, Affiliated to JNTU A, Ananthapuramu, Accredited by NAAC)

(An ISO 9001-2008 Certified Institution)

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING



Certification Course

On

"Advanced VLSI Concepts"

Resource Persons

: Sri.R.V.Srihari, Assoc.Professor Dept. of ECE, KSRMCE

Sri.N.Nagendra prasad, Assistant professor, Dept. of ECE, KSRMCE

Course Coordinators: Smt.M.Tulasi, AssistantProfessor Dept. of ECE, KSRMCE

Smt.K.Lakshmi prasanna, Assistant professor, Dept. of ECE, KSRMCE

Duration

: 04/03/2019 to 21/03/2019



(UGC-AUTONOMOUS)

Kadapa, Andhra Pradesh, India-516 003

Approved by AICTE, New Delhi & Affiliated to JNTUA, Ananthapuramu.

An ISO 14001:2004 & 9001: 2015 Certified Institution

Lr./KSRMCE/ECE/2018-19/

Date:28/02/2019

To The Principal, KSRMCE. Kadapa.

Respected Sir,

Sub: Permission to Conduct Certification Course on "Advanced VLSI Concepts" 04/03/2019 to 21/03/2019-Req- Reg.

The Department of Electronics and communication engineering is planning to offer a Certification Course on "Advanced VLSI Concepts" to B. Tech. students. The course will be conducted from 04/03/2019 to 21/03/2019. In this regard, I kindly request you to grant permission to conduct a Certification Course.

Thanking you sir,

(Smt.K.Lakshmi prasanna, Asst.Professor in ECED)

V. s.s. muly

Lower of J. J. PRINCIPAL K.S.R.M. COLLEGE OF ENGINEERING KADAPA-516005, (A.P.)



(UGC-AUTONOMOUS)

Kadapa, Andhra Pradesh, India-516 003

Approved by AICTE, New Delhi & Affiliated to JNTUA, Ananthapuramu.

An ISO 14001:2004 & 9001: 2015 Certified Institution

Cr./KSRMCE/ECE/2018-19/

Date: 01/03/2019

Circular

The Department of Electronics and Communication Engineering is offering a Certification Course on "Advanced VLSI Concepts" from 04/03/2019 to 21/03/2019 to B.Tech students. In this regard, interested students are requested to register their names for the Certification Course with Course Coordinator.

For further information contact the Course Coordinator.

Course Coordinator: Smt.K.Lakshmi Prasanna, Asst.professor, Dept. of ECE.-KSRMCE.

Dept. of ECE Professor & H.O.D.

Department of E.C.E.

K.S.R.M. College of Engineering

KADATA - 516 003

Cc to:

IQAC-KSRMCE



(UGC-AUTONOMOUS) Kadapa, Andhra Pradesh, India- 516 003

Approved by AICTE, New Delhi & Affiliated to JNTUA, Ananthapuramu.

An ISO 14001:2004 & 9001: 2015 Certified Institution

Date:

DEPARTMENT OF ECE REGISTRATION FORM

Certification Course On "Advanced VLSI Concepts" From 04/03/2019 to 21/03/2019

S.No	Full Name	Roll Number	Branch	Semester	Signature

	Section 1		

Coordinator(s)

HoD



(UGC-AUTONOMOUS)

Kadapa, Andhra Pradesh, India-516 003

Approved by AICTE, New Delhi & Affiliated to JNTUA, Ananthapuramu.

An ISO 14001:2004 & 9001: 2015 Certified Institution

DEPARTMENT OF ECE

REGISTRATION FORM

Certification Course On

"Advanced VLSI Concepts" From 04/03/2019 to 21/03/2019

S.No	Full Name	Roll Number	Branch	Semester	Signature
1	Agnikondu Ramkumar	169Y1A0401	ECE	VI SEM	A. Ramkumar
2	Akkisetty Chandana Priya	169Y1A0402	ECE	VI SEM	A. Chandana
3	Akula Gurusai Krishna	169Y1A0403	ECE	VI SEM	A Gurysai
4	Annapureddy Kalyani	169Y1A0404	ECE	VI SEM	A. Kalyani
5	Arava Sai Sushmitha	169Y1A0405	ECE	VI SEM	A-sushmitha
6	Arcot Mohammad Arshad	169Y1A0406	ECE	VI SEM	A. Arshael
7	Athikari Guru Prakash	169Y1A0407	ECE	VI SEM	A Suroparle
8	Banreddy Sivateja Reddy	169Y1A0409	ECE	VI SEM	B. Sivatela
9	Chowdam Sudarshan	169Y1A0421	ECE	VI SEM	C. sudarshay.
10	Gaddam Rachana	169Y1A0429	ECE	VI SEM	G. Rachara
11	Gajjala Deepthi	169Y1A0430	ECE	VI SEM	G. Deepth
12	Galla Manisha	169Y1A0431	ECE	VI SEM	Gothil Kunas
13	Gondipalle Anil Kumar	169Y1A0432	ECE	VI SEM	Chi Chico
14	Gontimukkala Venkata Kalyan	169Y1A0433	ECE	VI SEM	G.V. Halyer
15	Gosula Sreesai	169Y1A0434	ECE	VI SEM	G. Sveesai
16	Goturu Anusha	169Y1A0435	ECE	VI SEM	Gr Anusha
17	Gundarapu Kishore	169Y1A0436	ECE	VI SEM	G-Kishore
18	Gundluri Vinitha	169Y1A0437	ECE	VI SEM	G. Vinitha
19	Nandipati Amareswara Reddy	169Y1A0468	ECE	VI SEM	N. Areddy
20	Nandivada Harika	169Y1A0469	ECE	VI SEM	N. Hariber
21	Neelam Saikrishna	169Y1A0470	ECE	VI SEM	N-Saikerell
22	Obulareddy Chaitanya Reddy	169Y1A0471	ECE	VI SEM	o chaithanya.
23	Onteddu Padmaja	169Y1A0472	ECE	VI SEM	O. badmaica
24	Pamireddy Sreenivasulu Reddy	169Y1A0473	ECE	VI SEM	P. Steiny.

25	Panchi Sadathullah	169Y1A0474	ECE	VI SEM	P. Sadathula
26	Pileti Venkata Krishna	169Y1A0481	ECE	VI SEM	Variation
27	Sareddy Kshema	169Y1A0490	ECE	VI SEM	Larcathy.
28	Shaik Afra Arsheen	169Y1A0491	ECE	VI SEM	S. Afra Atheen
29	Shaik Mahaboob Asif	169Y1A0492	ECE	VI SEM	S. Mahahol
30	Singam Reddy	169Y1A0493	ECE	VI SEM	SRMR
	Madhusudan Reddy				215

Coordinator(s)

Professopa H.O.D.

Department of E.C.E.

8.8.R.M. College of Engineering

KADAPA - 516 063

Syllabus of Certification Course

Course name: Advanced VLSI Concepts

Course objectives:

- 1. To provide rigorous foundation in MOS and CMOS digital circuits
- 2. To train the students in transistor budgets, clock speeds and the growing challenges of power consumption and productivity.

Course outcomes:

After studying this course, students will be able to:

- 1. Analyze the CMOS circuit and its use
- 2. Estimate the circuit Performance
- 3. Design Various CMOS logic design circuits
- 4. Understand the design of a systems and its methods
- 5. Design various subsystems

UNIT-I

INTRODUCTION TO CMOS CIRCUITS

MOS Transistors, MOS Transistors switches, CMOS logic circuit and System representations, MOS Transistor theory – Introduction MOS device design equation, the complementary CMOS inverter – DC characteristics, Static Load MOS inverters, The differential inverter, The transmission gate, The Tri state inverter, Bipolar Devices.

UNIT-II

CIRCUIT CHARACTERISATION AND PERFORMANCE ESTIMATION

Introduction, Resistance estimation, Capacitance estimation, Inductance estimation, Switching characteristics of CMOS gate Transistor, Sizing, Power Dissipation, Sizing Routing conductors, Charge sharing, Design Margining, Reliability.

UNIT-III

CMOS CIRCUIT AND LOGIC DESIGN

CMOs Logic Gate design, Basic Physical Design of simple gate, CMOS Logic structures clocking strategies, i/o Structures, Low Power Design.

UNIT-IV

SYSTEMS DESIGN AND DESIGN METHOD

Design Strategies CMOS chip Design options, Design Methods, Design Capture Tools, Design Verification Tools, Design Economics, and Data Sheets.

Unit-V

CMOS Testing

Manufacturing Test Principles, Design Strategies for Test, Chip level Test Techniques, System Level Test Techniques, and Layout Design for Improved Testability.

Text Books:

1. N.H.E.Weste&D. Harris, "CMOS VLSI Design: A Circuits and Systems Perspective", 4th

Edition, Pearson, 2011.

2. J.Rabey& B. Nikolic, "Digital Integrated circuits", 2 ndEdition, Pearson, 2003.1

Reference Books:

1. P.E.Allen&D.R. Holberg, "CMOS Analog Circuit Design", 3rd Edition, Oxford University

Press, 2011. 2. R. Jacob Baker, "CMOS Circuit Design, Layout, and Simulation", 3rd Edition, Wiley, 2010

Professor & H.O.D.

Department of E.C.E.

K.S.R.M. College of Engineering

KADAPA - 516 093

(UGC-AUTONOMOUS)

Kadapa, Andhra Pradesh, India-516 003

Approved by AICTE, New Delhi & Affiliated to JNTUA, Ananthapuramu.

An ISO 14001:2004 & 9001: 2015 Certified Institution

SCHEDULE

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

Certification Course

On

"Advanced VLSI Concepts" From 04-03-2019 to 21-03-2019

Date	Timing	Resource Person	Topic to be covered
04/03/2019	2 PM to4PM	Sri.R.V.Srihari Sri.N.Nagendraprasad	UNIT I INTRODUCTION TO CMOS CIRCUITS MOS Transistors
04/03/2019	4PM to 5PM	Sri.R.V.Srihari	MOS Transistors switches
05/03/2019	2 PM to4PM	Sri.N.Nagendraprasad	CMOS logic circuit and System representations
05/03/2019	4PM to 5PM	Sri.R.V.Srihari	MOS Transistor theory –
			Introduction MOS device design equation,
06/03/2019	2 PM to4PM	Sri.N.Nagendraprasad	The complementary CMOS inverter
			- DC characteristics
06/03/2019	4PM to 5PM	Sri.R.V.Srihari	Static Load MOS inverters
07/03/2019	2PM to 4PM	Sri.N.Nagendraprasad	The differential inverter
07/03/2019	4PM to 5PM	Sri.R.V.Srihari	The transmission gate
08/03/2019	2PM to 4PM	Sri.N.Nagendraprasad	The Tri state inverter, Bipolar Devices.
08/03/2019	4PM to 5PM	Sri.R.V.Srihari	UNIT-II:
			CIRCUIT CHARACTERISATION AND PERFORMANCE ESTIMATION
11/03/2019	2PM to 4PM	Sri.N.Nagendraprasad	Introduction, Resistance estimation
			Capacitance estimation, Inductance estimation
11/03/2019	4PM to 5PM	Sri.R.V.Srihari	Switching characteristics of CMOS
10/00/00/			gate.
12/03/2019	3PM to 4PM	Sri.N.Nagendraprasad	Transistor Sizing, Power

,			Dissipation
12/03/2019	4PM to 5PM	Sri.R.V.Srihari	Sizing Routing conductors
13/03/2019	2PM to 4PM	Sri.N.Nagendraprasad	Charge sharing
13/03/2019	4PM to 5PM	Sri.R.V.Srihari	Design Margining, Reliability.
14/03/2019	2PM to 4PM	Sri.N.Nagendraprasad	UNIT III CMOS CIRCUIT AND LOGIC DESIGN: CMOs Logic Gate design
14/03 /2019	4PM to 5PM	Sri.R.V.Srihari	Basic Physical Design of simple gate
15/03/2019	3PM to 4PM	Sri.N.Nagendraprasad	CMOS Logic structures
15/03/2019	4PM to 5PM	Sri.R.V.Srihari	clocking strategies.
16/03/2019	3PM to 4PM	Sri.N.Nagendraprasad	I/OStructures, Low Power Design
16/03/2019	4PM to 5PM	Sri.R.V.Srihari	UNIT-IV
			SYSTEMS DESIGN AND DESIGN
			METHOD
			Design Strategies CMOS chip
			Design
			Options
17/03/2019	2PM to 4PM	Sri.N.Nagendraprasad	Design Methods, Design Capture
			Tools
17/03/2019	4PM to 5PM	Sri.R.V.Srihari	Design Verification Tools
18/03/2019	3PM to 4PM	Sri.N.Nagendraprasad	Design Economics, and Data Sheets
18/03/2019	4PM to 5PM	Sri.R.V.Srihari	CMOS Testing – Manufacturing
			Test Principles
19/03/2019	3PM to 4PM	Sri.N.Nagendraprasad	Design Strategies for Test
19/03/2019	4PM to 5PM	Sri.R.V.Srihari	Chip level Test Techniques,
21/03/2019	3PM to 4PM	Sri.N.Nagendraprasad	System Level Test Techniques
21/03/2019	4PM to 5PM	Sri.R.V.Srihari	Layout Design for Improved Testability

- Fridon (S)

Coordinator(s)

HoD Professor & H.O.D.

Department of E.C.E.

K.S.R.M. College of Engineering KADAPA - 516 003



(UGC-AUTONOMOUS)

Kadapa, Andhra Pradesh, India-516 003

Approved by AICTE, New Delhi & Affiliated to JNTUA, Ananthapuramu.

An ISO 14001:2004 & 9001: 2015 Certified Institution

DEPARTMENT OF ECE

Attendance Sheet of Certification Course on "Advanced VLSI Concepts" From 04/03/2019 to 21/03/2019

S. No.	Roll No.	Name	0 4 / 0 3 / 2 0 1 9	0 5 / 0 3 / 2 0 1	0 6 / 0 3 / 2 0 1	0 7 / 0 3 / 2 0 1 9	0 8 / 0 3 / 2 0 1	1 1 7 0 3 / 2 0 1 9	1 2 / 0 3 / 2 0 1 9	1 3 / 0 3 / 2 0 1 9	1 4 / 0 3 / 2 0 1 9	1 5 / 0 3 / 2 0 1 9	1 6 / 0 3 / 2 0 1	1 8 / 0 3 / 2 0 1 9	1 9 / 0 3 / 2 0 1 9	2 0 / 0 3 / 2 0 1	2 1 / 0 3 / 2 0 1 9
1	169Y1A040 1	Agnikondu Ramkumar	P	A	P	P	P	P	P	P	P	P	P	P	A	P	P
2	169Y1A040 2	Akkisetty Chandana Priya (W)	P	P	P	P	P	A	P	P	P	P	P	P	P	P	P
3	169Y1A040 3	Akula Gurusai Krishna	P	P	A	P	P	P	P	P	P	P	P	P	P	P	A
4	169Y1A040 4	Annapureddy Kalyani	P	P	P	P	P	P	A	P	P	P	P	P	P	P	P
5	169Y1A040 5	Arava Sai Sushmitha	P	D	A	P	P	P	P	P	P	P	P	P	A	P	A
6	169Y1A040 6	Arcot Mohammad Arshad	P	P	P	P	P	P	P	A	P	P	P	P	P	P	P
7	169Y1A040 7	Athikari Guru Prakash	P	P	P	P	P	P	P	P	P	A	P	P	P	P	P
8	169Y1A040 9	Banreddy Sivateja Reddy	A	P	P	P	P	P	P	P	P	P	P	P	P	P	P

10 169Y1A042 Gaddam Rachana (W)											4			100			-	4
9 11 169Y1A043 Gajjala Deepthi (W)	9	169Y1A042 1	Chowdam Sudarshan	7	P	A	P	P	P	P	P	A	P	P	P	P	P	A
12 169Y1A043 Galla Manisha (W)	10		Gaddam Rachana (W)	P	P	P	P	P	P	P	A	P	P	P	7	P	P	P
1 13 169Y1A043 Gondipalle Anil Kumar	11		Gajjala Deepthi (W)	P	P	P	P	A	P	P	8	P	P	P	P	8	P	P
14 169Y1A043 Gontimukkala Venkata Kalyan P P P P P P P P P	12	169Y1A043	Galla Manisha (W)	P	A	P	P	P	P	P	P	A	P	P	P	P	P	A
15 169Y1A043 Gosula Sreesai (W)	13		Gondipalle Anil Kumar	P	P	A	P	P	P	8	P	P	A	P	P	A	P	7
15 169Y1A043 Gosula Sreesai (W)	14		Gontimukkala Venkata Kalyan	P	P	P	P	P	P	P	P	9	P	P	A	P	A	P
17 169Y1A043 Gundarapu Kishore A P P P P P P P P P P P P P P P P P P	15		Gosula Sreesai (W)	P	10	P	P	P	P	A	P	P	P	A	No.	P	P	P
18 169Y1A043 Gundluri Vinitha (W)	16		Goturu Anusha (W)	P	P	A	P	P	P	A	P	P	P	P	P	P	A	9
18 169Y1A043 Gundluri Vinitha (W) P <t< td=""><td>17</td><td></td><td>Gundarapu Kishore</td><td>A</td><td>P</td><td>P</td><td>P</td><td>P</td><td>P</td><td>P</td><td>P</td><td>P</td><td>P</td><td>P</td><td>P</td><td>A</td><td>P</td><td>P</td></t<>	17		Gundarapu Kishore	A	P	P	P	P	P	P	P	P	P	P	P	A	P	P
S	18	Amend and the control of the control	Gundluri Vinitha (W)	le and the	P	P	P	A	A	P	P	P	7	P	P	P	P	P
20 169Y1A046 Nandivada Harika (W) P <t< td=""><td>19</td><td></td><td>Nandipati Amareswara Reddy</td><td>P</td><td>P</td><td>P</td><td>P</td><td>P</td><td>P</td><td>P</td><td>A</td><td>P</td><td>4</td><td>A</td><td>P</td><td>P</td><td>P</td><td>P</td></t<>	19		Nandipati Amareswara Reddy	P	P	P	P	P	P	P	A	P	4	A	P	P	P	P
21 169Y1A047 Neelam Saikrishna A P	20	169Y1A046	Nandivada Harika (W)	P	P	P	P	A	P	P	P	9	P	P	P	9	P	P
22 169Y1A047 Obulareddy Chaitanya Reddy 1 A P	21		Neelam Saikrishna	*	P	P	P	146	9	8	P	P	P	P	P	P	A	A
23 169Y1A047 Onteddu Padmaja (W) PPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPP	22		Obulareddy Chaitanya Reddy	A	P	P	P		P	P	P	P	P	P	P	9	A	P
24 169Y1A047 3 Pamireddy Sreenivasulu Reddy P <	23		Onteddu Padmaja (W)	P	P	P	P	P	P	A	P	P	P	P	P	A	P	4
4 26 169Y1A048 Pileti Venkata Krishna PAPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPP	24	169Y1A047	HER SECTION TO CONTROL OF SECTION FOR THE SECTION OF SECTION SECTION SECTION SECTION SECTION SECTIONS AND SECTION SECTIONS.	D	P	P	P	P	A	P	P	P	P	P	A	4	P	P
26 169Y1A048 Pileti Venkata Krishna PAPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPP	25	169Y1A047		P	P	P	P	P	A	P	P	P	P	P	P	P	P	P
27 169Y1A049 Sareddy Kshema (W)	26		Pileti Venkata Krishna	P	A	P	P	P	P	P	P	P	9	P	P	P	P	A
28 169Y1A049 Shaik Afra Arsheen (W)	27		Sareddy Kshema (W)	P		6	P	P	P	P	A	P	P	P	A	P	P	A
The state of the s	28		Shaik Afra Arsheen (W)	A	A		2	P	7	P	P	P	P	A	P	P	P	P

29	169Y1A049 2	Shaik Mahaboob Asif	P	A	P	P	P	P	P	P	A	P	P	P	2	A	P
30	169Y1A049 3	Singam Reddy Madhusudan Reddy	P	A	P	P	P	P	P	P	P	A	P-	P	A	\$	P

G. HoD HoD Professor & H.O.D.

Department of E.C.E.

K.S.R.M. College of Engineering


KADAPA - 516 003



K.S.R.M. COLLEGE OF ENGINEERING (UGC - Autonomous) Kadapa, Andhra Pradesh, India - 516003 Approved by AICTE, New Delhi & Affiliated to JNTUA, Ananthapuramu.

Certification Course

Advanced VLSI Concepts



Date: 04-03-2019 21-03-2019

Resource Persons

Sri. N. Nagendra Prasad Asst.Professor, Dept. Of ECE

Sri. R. V. Srihari Assoc. Professor, Dept. Of ECE



Coordinators

Smt. K. Lakshmi Prasanna Asst.Professor, Dept. Of ECE

Smt. M. Tulasi Asst.Professor, Dept. Of ECE



Dr. G. HEMALATHA (Professor & Head) Dr. V.S.S. Murthy

Prof. A. MOHAN (Director)

Sri K. Sivananda Reddy spondent,Secretary,Treasurer)

Sri K. Madan Mohan Reddy

Sri S. Sankar Reddy



(UGC-AUTONOMOUS) Kadapa,Andhra Pradesh, India- 516 003

Approved by AICTE, New Delhi & Affiliated to JNTUA, Ananthapuramu.

An ISO 14001:2004 & 9001: 2015 Certified Institution

Report of

Certification Course

On

"Advanced VLSI Concepts"

From 04th Mar 2019 to 21st Mar 2019

Target Group

B.Tech Students

Details of Participants

30 Students

Resource persons

Sri.R.V.Sri hari, Assoc. Professor, Dept. of ECE

Sri.N.Nagendra prasad, Asst. Professor, Dept. of ECE

Coordinators

Smt.K.Lakshmi Prasanna, Asst. Professor, Dept. of ECE

Smt.M.Tulasi, Asst. Professor, Dept. of ECE

Organizing Department

Department of Electronics and Communication Engineering

Venue

: Dsp lab

:

Description:

Certification Course on "Advanced VLSI Concepts" was organized by Dept. of ECE from 04-03-2019 to 21-03-2019. Sri.R.V.Sreehari and Sri N.NagendraPrasad acted as Course instructors. Recent advances in CMOS circuit design, Circuit characterization and performance estimation, Conventional VLSI design flow and its difficulties in dealing with deep submicron CMOS design, Design issues in modern VLSI designs was explained.

Photos




Fig 1: Resource person deliver the lecture




Fig 2: Students listening the lecture

Coordinator(s)

HoD
Professor & H.O.D.
Department of E.C.E.
K.S.R.M. College of Engineering
KADAPA - 516 003



UGC- AUTONOMOUS Approved by AICTE, New Delhi, Affiliated iliated to JNTUA, Ananthapuramu. Kadapa, Andhra Pradesh, India- 516003.

CERTIFICATE OF COMPLETION

This is to certify that Mr./M	1s. G. Sreesa	with roll
no 16941 A0435 "Advanced VLSI Concepts"		1000000
Department of Electronics a		8////
Coordinator	G. John HoD,ECE	V. S. S. Muly Principal



UGC- AUTONOMOUS Approved by AICTE, New Delhi, Affiliated iliated to JNTUA, Ananthapuramu. Kadapa, Andhra Pradesh, India- 516003.

CERTIFICATE OF COMPLETION

This is to certify that Mr./I	Ms. B. Siveteia F	Reddy with roll
no 16941A0409	has completed the	Certification Course on
"Advanced VLSI Concepts"		
Department of Electronics		
	Cuh	
Khf-	9.4	V. S. S. Mwk Principal
Coordinator	HoD,ECE	Principal



UGC- AUTONOMOUS Approved by AICTE, New Delhi, Affiliated iliated to JNTUA, Ananthapuramu. Kadapa, Andhra Pradesh, India- 516003.

CERTIFICATE OF COMPLETION

This is to certify that Mr./Ms	A. GIUYU P	rakash with roll
		Certification Course on
"Advanced VLSI Concepts" f Department of Electronics an	from 04/03/2019 to 2	1/03/2019 organized by
Coordinator	HoD,ECE	Principal



UGC - AUTONOMOUS

Approved by AICTE, New Delhi & Affiliated to JNTUA, Ananthapuramu. Kadapa, Andhra Pradesh, India—516 003

FEEDBACK FORM

Certification Course on "Advanced VLSI Concepts", from 04-03-2019 to 21-03-2019
Organized

by

Department of Electronics & Communication Engineering

N	AT	V	F	•
111	71	VI.	Ľ	•

Roll No:



S.No	Feedback Item	Excellent	Very Good	Good	Average	Below Average
1	Organization of certificate course and session planning by the instructor.					3
2	Clarity in content delivery.					
3	Content is relevant and useful					
4	Adequate opportunity to interact with trainer					
5	Judicious mix of concepts. Principles and practices.					
	Assignments and tasks are interesting and challenging.					
7	Overall rating					

Any suggestions for improvement.	



(UGC-AUTONOMOUS)

Kadapa, Andhra Pradesh, India-516 003

Approved by AICTE, New Delhi & Affiliated to JNTUA, Ananthapuramu.

An ISO 14001:2004 & 9001: 2015 Certified Institution

Certification Course On "Advanced VLSI Concepts" 04/03/2019 to 21/03/2019

Feedback responses

S.No.	Roll No	Year & Semester	Branch	Is the course content met your expectation	Is the lecture sequence well planned	The contents of the course is explained with examples	Is the level of course high	Is the course exposed you to the new knowledge and practices	Is the lecturer clear and easy to understand	Rate the value of course in increasing your skills	Any issues
1	169Y1A0401	B.Tech VI sem	ECE	Yes	Yes	Strongly agree	Agree	Strongly agree	3	5	Nothing
2	169Y1A0402	B.Tech VI sem	ECE	Yes	Yes	agree	Agree	Strongly agree	3	4	very good
3	169Y1A0403	B.Tech VI sem	ECE	Yes	Yes	Strongly agree	Agree	Strongly agree	5	5	Good
4	169Y1A0404	B.Tech VI sem	ECE	Yes	Yes	Strongly agree	Agree	Strongly agree	5	, 4	very good
5	169Y1A0405	B.Tech VI sem	ECE	Yes	Yes	Strongly agree	Agree	Strongly agree	4	5	Nothing
6	169Y1A0406	B.Tech VI sem	ECE	Yes	Yes	agree	Agree	Strongly agree	4	3	Good
7	169Y1A0407	B.Tech VI sem	ECE	Yes	Yes	agree	Agree	Strongly agree	5	4	Good
8	169Y1A0409	B.Tech VI sem	ECE	Yes	Yes	agree	Agree	Strongly agree	5	4	Nothing
9	169Y1A0421	B.Tech VI sem	ECE	Yes	Yes	Strongly agree	Agree	Strongly agree	5	5	Nothing

10	169Y1A0429	B.Tech VI sem	ECE	Yes	Yes	agree	Agree	Strongly agree	4	3	Very Good
11	169Y1A0430	B.Tech VI sem	ECE	Yes	Yes	agree	Agree	Strongly agree	4	5	Good
12	169Y1A0431	B.Tech VI sem	ECE	Yes	Yes	agree	Agree	Strongly agree	5	4	Good
13	169Y1A0432	B.Tech VI sem	ECE	Yes	Yes	agree	Agree	Strongly agree	3	5	Nothing
14	169Y1A0433	B.Tech VI sem	ECE	Yes	Yes	Strongly agree	Agree	Strongly agree	5	5	very good
15	169Y1A0434	B.Tech VI sem	ECE	Yes	Yes	Strongly agree	Agree	Strongly agree	5	4	Nothing
16	169Y1A0435	B.Tech VI sem	ECE	Yes	Yes	agree	Agree	Strongly agree	4	5	very good
17	169Y1A0436	B.Tech VI sem	ECE	Yes	Yes	agree	Agree	Strongly agree	5	3	No
18	169Y1A0437	B.Tech VI sem	ECE	Yes	Yes	agree	Agree	Strongly agree	3	4	Nothing
19	169Y1A0468	B.Tech VI sem	ECE	Yes	Yes	Strongly agree	Agree	Strongly agree	5	5	Good
20	169Y1A0469	B.Tech VI sem	ECE	Yes	Yes	Strongly agree	Agree	Strongly agree	3	3	Good
21	169Y1A0470	B.Tech VI sem	ECE	Yes	Yes	Strongly agree	Agree	Strongly agree	5	5	Good
22	169Y1A0471	B.Tech VI sem	ECE	Yes	Yes	agree	Agree	Strongly agree	5	5	Nothing
23	169Y1A0472	B.Tech VI sem	ECE	Yes	Yes	agree	Agree	Strongly agree	4	4	Good
24	169Y1A0473	B.Tech VI sem	ECE	Yes	Yes	Strongly agree	Agree	Strongly agree	4	4	Good
25	169Y1A0474	B.Tech VI sem	ECE	Yes	Yes	agree	Agree	Strongly agree	4	4	Good
26	169Y1A0481	B.Tech VI sem	ECE	Yes	Yes	agree	Agree	Strongly agree	5	5	Nothing
27	169Y1A0490	B.Tech VI sem	ECE	Yes	Yes	agree	Agree	Strongly agree	5	3	No
28	169Y1A0491	B.Tech VI sem	ECE	Yes	Yes	agree	Agree	Strongly agree	4	4	No
29	169Y1A0492	B.Tech VI sem	ECE	Yes	Yes	Strongly agree	Agree	Strongly agree	4	3	No

30	169Y1A0493	B.Tech VI sem	ECE	Yes	Yes	Strongly agree	Agree	Strongly agree	5	4	No
31	169Y1A0401	B.Tech VI sem	ECE	Yes	Yes	Strongly agree	Agree	Strongly agree	5	4	nothing
32	169Y1A0402	B.Tech VI sem	ECE	Yes	Yes	agree	Agree	Strongly agree	5	3	Nothing
33	169Y1A0403	B.Tech VI sem	ECE	Yes	Yes	agree	Agree	Strongly agree	4	4	No
34	169Y1A0404	B.Tech VI sem	ECE	Yes	Yes	agree	Agree	Strongly agree	4	5	Nothing
35	169Y1A0405	B.Tech VI sem	ECE	Yes	Yes	Strongly agree	Agree	Strongly agree	5	5	Good


Coordinator

HoD

Professor & H.O.D.

Dapartment of E.C.E.

KADAPA - 519 000



Timing Analysis and Optimization


- Timing analysis
 - Dynamic analysis: Simulation.
 - Static timing analysis (STA): Vector-less topological analysis of circuit
- Timing optimization
 - Performance
 - Clock design
- Other forms of design optimization
 - Chip area
 - Testability
 - Power

Circuit Delays

- Switching or inertial delay is the interval between input change and output change of a gate:
 - Depends on input capacitance, device (transistor) characteristics and output capacitance of gate.
 - Also depends on input rise or fall times and states of other inputs (second-order effects).
 - Approximation: fixed rise and fall delays (or min-max delay range, or single fixed delay) for gate output.
- Propagation or interconnect delay is the time a transition takes to travel between gates:
 - Depends on transmission line effects (distributed R, L, C parameters, length and loading) of routing paths.
 - Approximation: modeled as lumped delays for gate inputs.

Spice

- Circuit/device level analysis
 - Circuit modeled as network of transistors, capacitors, resistors and voltage/current sources.
 - Node current equations using Kirchhoff's current law.
- Analysis is accurate but expensive
 - Used to characterize parts of a larger circuit.
 - Original references:
 - L. W. Nagel and D. O. Pederson, "SPICE Simulation Program With Integrated Circuit Emphasis," Memo ERL-M382, EECS Dept., University of California, Berkeley, Apr. 1973
 - L. W. Nagel, SPICE 2, A Computer program to Simulate Semiconductor Circuits, PhD Dissertation, University of California, Berkeley, May 1975.



Spice Characterization

Input data pattern	Delay (ps)	Dynamic energy (pJ)		
a = b = 0 → 1	69	1.55		
$a=1, b=0 \rightarrow 1$	62	1.67		
a = 0 → 1, b = 1	50	1.72		
a = b = 1 → 0	35	1.82		
a = 1, b = 1 → 0	76	1.39		
a = 1 → 0, b = 1	57	1.94		


Spice Characterization (Cont.)

Input data pattern	Static power (pW)
a = b = 0	5.05
a = 0, b = 1	13.1
a = 1, b = 0	5.10
a = b = 1	28.5

Complex Gates: Switch-Level Partitions

- Circuit partitioned into channel-connected components for Spice characterization.

 Reference: R. E. Bryant, "A Switch-Level Model and Simulator for MOS Digital Systems," *IEEE Trans. Computers*, vol. C-33, no. 2, pp. 160-177, Feb. 1984.



Interconnect Delay: Elmore Delay Model

W. Elmore, "The Transient Response of Damped Linear Networks with Particular Regard to Wideband Amplifiers," *J. Appl. Phys.*, vol. 19, no.1, pp. 55-63, Jan. 1948.

Elmore Delay Formula


Delay at node k = 0.69 Σ $Cj \times Rjk$

where N = number of capacitive nodes in the network

Example:


Delay at node $5 = 0.69[R1\ C1 + R1\ C2 + (R1+R3)C3 + (R1+R3)C4 + (R1+R3+R5)C5]$


Event Propagation Delays





Circuit Outputs

- Each path can potentially produce one signal transition at the output.
- The location of an output transition in time is determined by the delay of the path.









Timing Design and Delay Test

- Timing simulation:
 - Critical paths are identified by static (vector-less) timing analysis tools like *Primetime* (Synopsys).
 - Timing or circuit-level simulation using designergenerated functional vectors verifies the design.
- Layout optimization: Critical path data are used in placement and routing. Delay parameter extraction, timing simulation and layout are repeated for iterative improvement.
- Testing: Some form of at-speed test is necessary. Critical paths and all gate transition delays are


Static Timing Analysis (STA) Finds maximum and minimum delays between all clocked flip-flops. Solutional Sol

Early References

- T. I. Kirkpatrick and N. R. Clark, "PERT as an Aid to Logic Design," *IBM J. Res. Dev.*, vol. 10, no. 2, pp. 135-141, March 1966.
- R. B. Hitchcock, Sr., "Timing Verification and the Timing Analysis Program," Proc. 19th Design Automation Conf., 1982, pp. 594-604.
- V. D. Agrawal, "Synchronous Path Analysis in MOS Circuit Simulator," Proc. 19th Design Automation Conf., 1982, pp. 629-635.


Basic Ideas


- Adopted from project management
 - Frederick W. Taylor (1856-1915)
 - Henry Gantt (1861-1919)
- PERT Program Evaluation and Review Technique
- CPM Critical Path Method




Using a Gantt Chart

- Track progress of subtasks and project.
- Assess resource needs as a function of time.











A Basic Timing Analysis Algorithm


- Combinational logic.
- Circuit represented as an acyclic directed graph (DAG).
- Gates characterized by delays.











Characteristics of STA

- Linear time analysis, Complexity is O(n), n is number of gates and interconnects.
- Variations:
 - Find k longest paths:
 - S. Kundu, "An Incremental Algorithm for Identification of Longest (Shortest) Paths," Integration, the VLSI Journal, vol. 17, no. 1, pp. 25-35, August 1994.
 - Find worst-case delays from an input to all outputs.
 - Linear programming methods.

Algorithms for Directed Acyclic Graphs (DAG)

- Graph size: n = |V| + |E|, for |V| vertices and |E| edges.
- Levelization: O(n) (linear-time) algorithm finds the maximum (or minimum) depth.
- Path counting: O(n²) algorithm. Number of paths can be exponential in n.
- Finding all paths: Exponential-time algorithm.
- Shortest (or longest) path between two nodes:
 - Dijkstra's algorithm: O(n²)
 - Bellman-Ford algorithm: O(n³)

References

- Delay modeling, simulation and testing:
 - M. L. Bushnell and V. D. Agrawal, Essentials of Electronic Testing for Digital, Memory and Mixed-Signal VLSI Circuits, Springer, 2000.
- Analysis and Design:
 - G. De Micheli, Synthesis and Optimization of Digital Circuits, McGraw-Hill. 1994
 - N. Maheshwari and S. S. Sapatnekar, Timing Analysis and Optimization of Sequential Circuits, Springer, 1999.
- PrimeTime (Static timing analysis tool):
 - H. Bhatnagar, Advanced ASIC Chip Synthesis, Second Edition, Springer, 2002